Highly integrated CMOS RF SPDT switch with ESD and unit cell optimisation in MCM
نویسنده
چکیده
Presented is the performance of a highly integrated RF single-pole double-throw (SPDT) switch fabricated in a 0.18 μm bulk CMOS process and housed in a low-cost laminated multi-chip module (MCML) package. A switch controller is also implemented and consumes ∼40 μA from a 3.4 V supply. The switch, based upon the 1.8 V thinoxide devices with resistive body-floating and unit cell layout optimisation techniques, achieves an insertion loss of 0.52/0.78 dB at 0.9/2.45 GHz, respectively. TX-to-RX isolation of > 29 dB and return loss of > 15 dB are achieved at these frequencies. The measured IP1dB of 21.7/ 21.2 dBm and IIP3 of 38.3/37.4 dBm are accomplished at 0.9/2.45 GHz, respectively. Finally, the switch achieves a RF electrostatic discharge (ESD) rating of 4 kV for the ± 2 kV human body model and 500 V for the ± 200 V machine model.
منابع مشابه
Analysis of drain Current and Switching Speed for SPDT Switch and Dpdt Switch with the Proposed DP4T RF CMOS Switch
Conventional CMOS switch uses NMOS as transistors in its main architecture requiring a control voltage of 5.0V and a large resistance at the receivers and antennas (ANTs) to detect the signal. A CMOS integrated circuit switch uses FET transistors to achieve switching between multiple paths, because of its high value of control voltage. Hence it is not suitable for modern portable devices which ...
متن کاملStacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than 40dBm
The power handling capability is the most stringent specification for antenna switches, and this is dominated by a significant amount of leakage current of off-state FETs. For achieving maximum power handling capability of antenna switches, new DC I-V (FFI-V) characterization method to characterize RF P1dB point of off-state FETs is proposed and experimental study on optimum DC gate and body bi...
متن کاملOn-Chip ESD Protection Design for GHz RF Integrated Circuits by Using Polysilicon Diodes in sub-quarter-micron CMOS Process
ESD protection in RF integrated circuits has several considerations: low parasitic capacitance, constant input capacitance, and insensitive to substrate coupling noise. In this paper, a new ESD protection design with polysilicon diodes for RF IC applications is proposed and characterized. The proposed polysilicon diode is constructed by polysilicon layer in a general CMOS process with a central...
متن کامل2.3 A 130-to-180GHz 0.0035mm2 SPDT switch with 3.3dB loss and 23.7dB isolation in 65nm bulk CMOS
Single-pole double-throw (SPDT) switches are a key building block for enabling transceiver time-division duplexing (TDD) when operated as a T/R switch or for eliminating imager fluctuations when operated as a Dicke switch. To provide acceptable compromises of NF, Pout and sensitivity in transceivers or imagers, the switches are required to feature an insertion loss of ~3dB and an isolation of ~...
متن کاملImpedance-Isolation Technique for ESD Protection Design in RF Integrated Circuits
SUMMARY An impedance-isolation technique is proposed for on-chip ESD protection design for radio-frequency (RF) integrated circuits (ICs), which has been successfully verified in a 0.25-μm CMOS process with thick top-layer metal. With the resonance of LC-tank at the operating frequency of the RF circuit, the impedance (especially, the parasitic ca-pacitance) of the ESD protection devices can be...
متن کامل